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FOREWORD 
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12-536, "Advanced Computer Dormant Reliability Study. I t  I t  was performed by 
Autcnetics, a Division of the Aerospace and Systems Group of the North American 
Rockwell Corporation (formerly North American Aviation, Inc. ) , Anaheim, California. 
The work was administered under the direction 01 the National Aeronautics and Space 
Administration, Electronics Research Laboratories, Cambridge, Massachusetts. 
The participants were: 
G. A. Watson - Principal Investigator 
L. K. Davis 
T. G. Schairer 
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ADVANCED COMPUTER DORMANT RELIABILITY STUCY 
by L. K.  Davis, T.  G. Schairer, and G. A. Watson 
Autonet ics, A Division of North American Aviation, Inc. 
Anaheim, California 
SUMMARY 
This report describes a six-month study of the affect of applied power on the 
reliability of integrated circuits and discrete components and the relationship between 
bipolar and MOS integrated circuit reliability. The Contract Work Statement is a s  
follows: 
Item 1 - Analyze the Minuteman Program component failure modes . ~ ~ . d e r  two (2) 
-
specific input power modss; full power and dormant (no powr:, ). Provide a 
compilation of statistics relating the mode of operation to the cause of device 
failure. Hypothesize the performance of MOS devices under the above condi- 
tions by comparing MOS parameters to integrated circuits and discrete compo- 
nents. Determine a general mathematical model concept for relating integrated 
circuits and discrete component data to MOS predictions of reliability. Provide 
a compilation of achieved MOS rel!ability on existing non-class ified Autonet ics 
systems. 
Item 2 - Perform an investigation of the theoretical effects on MOS devices when sub- 
- jetted to the above power input conditions. The study shall include the opera- 
ting frequency characteristics. Develop expected failure modes for MOS under 
these conditions. This effort will be limited to theoretical analysis. 
Item 3 - Develop predicted failure rates for MOS devices for the present industry tech- 
nology and for a point in the late 1970's by use of the transfer model developed 
under Item 1 on a large scale MOS device. Perform an analysis relative to 
selecting the optimum method of storing spare modules in a space vehicle a s  it 
concerns input power conditions, considering MOS, integrated circuits and 
discrete parts. 
In view of the overall objectives of the study, major emphasis was placed upon 
integrated circuit (IC) data analysis. The WS-l33B systems have accrued 1,222, 275 
system-hours through 30 June 1967. This represents approxtmately 3.1 billion IC 
component-hours of field operation, a s  well a s  1.4 billion transistor component-hours, 
1.8 billion capacitor component-hours, 3.2 billion diode component-hours, and 4.8 bil- 
lion resistor component-hours. During this time, 93 IC1s, 28 transistors, 37 capacitors, 
27 diodes, and 2 resistors were assessed a s  the primary cause of system failure. The 
best estimate achieved failure rates range from 0.00004 percent to 0.0027 percent per 
1000 hours for these components. 
The system electronics of particular interest during this study a r e  the computer and 
a dormant module. These contain 2146 and 113 ZC1s, respectively. The failure modes 
of IC1s from these modules were analyzed and several distributions were constructed. 
Also, the operating time of these failures was plotted to determine its significance. 
A statistical analysis was performed using the failure data of all components, and a 
dormant/normal reliabllity ratio was calculated. Two important observations are as 
follows: (1) the improvement is generally less than the expected on an intuittve basis 
and, (2) the confidence band is quite bi'oad due to the small number of failures. 
The aspects of MOS devices which contribute to a uniqueness, relative to bipolar 
devices, are diecussed. The effects of the specified storage modes on theee MOS 
characterietics were studied. It is concluded that the dormant storage mode offers an 
advantage over normal power operxtion provided that the duration of storage is a signif- 
icant part of the equipment mission time. 
Integrated circuit and MOS dsvlce manufacturing process data have been compiled 
and are included in this report. Manufacturing flow charts are shown for both technol- 
ogfss, and a char* showing quantitative comparison is also given. A reliability predic- 
t im mathematical transfer model for these two technologies and examples of its app1,- 
cation are shown. Both full power and dornsnt fail.ure rare predictions are given for 
present day technology and for a 1970 per id .  Achieved reliability data is included 
for some existing MOS systems. 
An analysis has been performed relatiire to selection of power conditions of spare 
modules in a space vehicle fcr discrete parts, bipolar IC1s, and MOS IC1s. The results 
of this analysis are contained in this report. 
l NTROD UCT l ON 
Program Objectives 
For long.-term, deep-space missions a basic requirement exists to maximize the 
reliability of r;lectronics. A significant portion of the electronics does not need to be 
operated during periods of the flight. And, asa!lming a manned flight, the reliability of 
spare modules must be considered. The questiou then arises a s  to the effect of applica- 
ticr. of power on the reliability of these modules (and spares, if they a re  on board) crnd 
the possibility of controlling power to maximize the reliability. The possible modes of 
operation considered in this study a r e  (1) normal (full power) and (2) dormant (no 
power). Although bipolar technology is used in f h i ~  study to derive failure modes and 
rates, the p ~ i m a r y  technology of itlterest is MOS and the objective of the atudy is to 
derive models and estimates of MOS dormant reliability. 
Specific Objectives 
The method of realizing the program objectives is similar tc that used during the 
transistor to integrated circuit transition of Minuteman I to Minuteman 11, 1. e., relating 
data from currently produced devices of a specified technology to new devices produced 
by the same o r  a similar technology. In this case a meagure of MOS reliability is 
souglit in the demonstrated bipolar transistor and integrated circuit reliability. The 
several steps involved a re  diagrammed in Figure 1. 
ANALYS IS  AND COMPILATION OF MI NUTEMAN 
COMPONENT FA I LURE RATE DATA 
Minuteman Weapon System 
The Minuteman system consists of ground support and missile flyable hardware. 
The missile hardware consi.sts of the computer, guidance electronics, etc., all of which 
have a large percentage of common components. The computer contains the greatest 
proport ion of components and is  therefore of particular interest. One amp1 ifier assem- 
bly in the flight control system is nonoperative exaept for brief checkout periods of 
30 seconds twice a month, while the computer la functional a t  all timeti. The distrihu- 
tion of components between these two sections is indicated in Table I. The accumulated 
time on all field systems is approximately 1.2 million system-hours. Less than 50 per- 
cent of the systems have logged in excess of 2000 hours operation and only one had 
logged in excesb of 7000 hours a s  of February 1967. 
Failure Rate Determination 
The Minuteman II reliability concept is one of failure mode identlfication - 
corrective action - evaluation, This ie necessary in v!ew of the very low failure rate 
at  the component level. Unfortunately, this concept also removes the emphasis an 
failure rate numerical determination, The Minuteman II numerical determimtian 
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follows from an assumed exponential gross failure rate distribution within the operating 
system. Thus, the operating time of a particular part loses significance. A further 
complication is that a failed system is subjected to a testing schedule prior to  its return 
to the field, which results in additional component removals. It therefore becomes 
necessary to limit the statistical analysis to components assessed as  the primary cause 
of field failure. 
Figure 2 shows the distribution of failures according to system running time. 
TABLE I 
COMPONENT DISTRIBUTION FOR A FULLY OPERATIOKAL 
AND DORMANT MODULE - MINUTEMAN II 
Bipolar and MOS Technologies 
r 
Component 
IC's 
Transistors 
Capacitors 
Diodes 
Resistors 
The two technologies under consideration a r e  qt~i te  similar. In many ways the one 
BIOS for which reliability predictions a r e  sought is  the simpler of the two in manufactur- 
ing. This relation is  made possible by the great strides made over the last few years in 
the field of oxide passivation and planar diffusion. In fact, these contributions permitted 
the MOS 'structure to be formed successfully, although the theory had been well known 
for years. The advantage of the MOS structure stems primarily from its simpler con- 
struction (see Figure 3) which permits a more complex function to be formed in a mon- 
olithic circuit. This is  the reason for the emphasis on bipolar IC's throughout this 
study . 
Minuteman Components 
Computer (Operational) 
2 146 
507 
4 16 
1268 
2063 
'The Minuteman active electronic components a r e  primarily planar diffused struc- 
tures. In particular, the IC I s  are multiple diffused, oxide passivated, planar monolithic 
components. There a r e  approximately 25 different type numbers; however, the greatest 
proportion of IC1s used a re  represented by only 3 o r  4 types. Originally, an attempt 
was made to consider only 2 types (901 Flip Flop and 903/904/923 NAND Gates) pro- 
duced by one manufacturer; however, this proved to be too restrictive in terms of the 
available data. The construction details (Manufacturer A) a r e  shown in Figure 4 for 
these 2 types. These a r e  representative! of other types and manufacturers. 
Amplifier Assembly (Dormant) 
113 
16 8 
218 
401 
106 8 
OPnUTING TIME (HOURS) 
Figure 2. - Distribution of IC Failures With Time 
Bipolar Integrated Circuit Failure Modes 
A list of typical IC failure modes is given in Table 11. When all failures (build-up, 
screen, etc. ) are considered, each mode i s  represented; however, the modes repre- 
sented by field failures have a significantly different distribution. Table 111 fists the 
device type, manufacturer, and Pours of field operation for  all primary computer IC 
failures, cumulative to 1 April 19C7. 
Failure Stat istics 
The reliability concept for the Minuteman program was discussed in a preceding 
section, and it was pointed out that the correlation of all failed devices with their opera- 
ting history would produce uncertain results. Therefore, the decision had been made to 
concentrate attention on those device; which fail under a uniform, common environment, 
i. e. primary field failures. A consideration of only the simple triple diffused IC's 
would be more representative of the MOS technology, however, no definitive statements 
would be made concerning dormant mode reliability because of the extremely small 
number of triple diffused IC failures. For this reason, all device types a r e  included in 
the statistical analysis to follow. This has the effect of making the statistical statements 
more conservative. 
Tables IV and V summarize the normal mode and dormant mode failure statistics. 
The mean time between failure (MTBF') data were calculated using the exponential failure 
distribution assumption for the case of a fixed time sample. (A brief treatment of this 
theo'ry is  included in the Appendix). One failure is  assumed where none had yet occurred. 
Likewiee, the more conservative estimate is made when calculating the upper 90 percent 
confidence value by assaming that one additional failure would have occurred fn the next 
increment of time,had the teet continued. 
Table VI contains the dormant/normal MTBF ratio data for each component type. 
The confidence interval has been increased to 98 percent in this instance because the 
ratios were formed using the 90 percent-10 percent (and 10 percent-90 percent) values. 
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Figure 3. - Bipolar ~ n d  MOS Transistor Cross-Sections 
N EPITAXIAL LAY= 
TYPE 901 
- 
TYPE 903/904/923 
Figure 4, - Construction Details for Two Minuteman IC 'B - 
Manufacturer A 
TABLE I1 
TYPICAL INTEGRATED CIRCUlT FAILURE MODES 
Failure Mode I I Failure Mode 
A. Oxides 
1. Holes 
2. Cracks 
3. Undercutting 
4. Feathering 
5. Improper thickness 
6. Flaking 
7. Non-pass ivated area 
8. Misaligned windows 
B. Lead Bond 
1. Separation - Bond/Interconnect 
2. Separation - Bond/Externul lead 
3. Separation - Wire/Bond neck 
4. Improper posit ion 
5. Undesirable intermetallics 
6. Insufficient contact area  
7. Voids o r  cracks 
C. Metallization 
1. Poor adhesion 
2. Improper thickness 
3. Insufficient width 
4. Oxidation 
5. Erosion/corros ion 
6. Mechanically damaged 
7. Voids 
8. Metal migration 
9. Improper masking 
D. Internal Lead Discrepancy 
1. Sagging lead 
2. Excessive length 
3. Mechanical damage 
4. Improper routing 
6. Faulty connect ion-lead/terminal 1 9. Fractured 
I I E. Faulty Diffusion 
F. Foreign Materials 
1. Foreign material in package 
2. Excessive contact material 
3. Impurities in materials 
G. Die-Header Bonding 
1. Cracked die 
G. Die-Header Bonding (Cont) 
2. Faulty bond-preform/die 
3. Insufficient clearance-die /case 
4. Voids under die 
5. Faulty bond-preformlcase o r  lead 
6. Crack in bond 
7. Undesirable intermetallic 
format ion 
8. Misorientation of die 
9. Oversized die 
H. External Features 
1. Mislabeled 
2. Inverted lead frame 
3. Wrong leads clipped 
4. Physical damage (unable to test) 
5. Lead length too short 
6. Dimens ionally incorrect 
J. Surface Defects 
1. Inversion layer 
2. Contamination 
3. Overetch 
K. Crystsl. Imperfections 
1. Etch pits/lineage/stacking faults 
2. Pipes in silicon 
3. Junction imperfections 
L. Testing and Use 
2. Electrical overstress 
5. Mechanical overstress 
6. Electrical overstress - parasitic 
action 
7. Parasitic action, no overstress 
M. Package Discrepant ies 
1. Faulty cap to case seal 
2. Faulty terminal to inr~ulator seal 
3. Faulty insulator to case seal 
4. External contamination 
5. Weld failure 
6. Cracked insulator 
7. Voids in the package 
A. Non-hermetic seal 
Miscellaneous 
I 00. Undetermined 
L3. Retest Good 
i - V1. Retest Bad-no further test required 
COMPUTER IC ASSESSED PRIMARY FIELD FAILURES 
(THROUGH 1 APRIL 1967) 
M f g Type *Hours 
Damaged - Unable t o  Tes t  
A 901 200 
A 923 800 
R 901 1700 
B 902 1100 
B 903 200 
B 903 1500 
B 904 7 00 
3 904 800 
B 923 1200 
B 923 1700 
Lost, Destroyed, o r  Unknown 
A 901 0 
A 901 1000 
A 923 700 
B 901 500 
B 903 100 
B 903 300 
B 911 1300 
B 921 2000 
B 921 2400 
Electrical Overs t ress  
A 904 0 
A 904 700 
A 906 3600 
A 923 7 00 
A 935 1000 
B 903 0 
B 92 1 2700 
Cracked Die 
A 901 0 
A 901 3 00 
A 901 16 00 
Mfg Type *Hours 
Corrosion 
B 903 2300 
B 903 3900 
Diffusion o r  Masking 
A 923 100 
A 935 900 
Retest OK 
A 901 0 
A 901 100 
A 901 3800 
A 904 0 
A 904 500 
A 9 23 1900 
B 921 1900 
C 904 1600 
Oxide Holes 
-
A 901 0 
A 901 100 
B 921 1000 
Other 
-
A 903 4400 
A 905 17 00 
A 933 300 
B 904 1000 
B 92 1 1400 
*Increments of 100 hours 
v 
TABLE N 
MTBF DATA FOR FULL POWER MODE COMPONENTS 
TABLE V 
MTBFDATA FORDORMANT MODE COMPONENTS 
Type 
IC's 
Transistors 
Capacitors 
Diodes 
Resistors 
Data Through 30 June 1967 
b 
Quantity 
2 146 
507 
4 16 
1268 
2063 
Type 
IC 's 
Trans istors 
Capacitors 
Diodes 
Resistors 
Component Hours 
(XI 06) 
2620 
620 
509 
Data Through 30 June 1967 
Quantity 
113 
16 8 
218 
401 
1068 
Number 
Failed 
7 0 
15 
Component Hours 
(XI 06) 
138 
203 
266 
490 
1300 
. 
MTBF ( ~ 1 0 ~ )  
Lower 90% Norm Upper 90% 
31.8 37.8 44.6 
2?, 1 41. 3 62. 0 
1 lo 
Number 
Failed 
2 
2 
12 
1 
0 
(1 
assumed 
33.2 
79 
53 0 
1550 
2520 
1 
. 
MTBF ( ~ 1 0 ~ )  
Lower 90% Norm Upper 90% 
25.3 6 9 276 
37.2 102 408 
14.6 2 2 35 
125 49 0 4900 
546 a a0 
546 1300 13,000 
13 
1 
82. 5 
119. 50* '1 185 
2522 25,220 
TABLE VI 
DORMANT/NORMAL MODE IMPROVEMENT RATIO 
The data contained in these tables reflect systems stlitus as  of 30 June 1967. It will be 
noted that the active components exhibit a statistical improvement in the dormant mode 
while the passive components appear to be degraded. This latter conclusion is not 
warranted for the following reasons. No resistor failures have occurred in the dormant 
mode. There has been an identified incic'.:.nce of equipmc .nt-caused capacitor failures 
due to reverse-bias transients. 
Type 
IC 's 
Transistors 
Capacitors* 
Diodes 
Resistors* 
The dormant improvement growth curves (Figure 5) a r e  included to provide a 
means for extrapolation. These curves were computed using the observed dormant 
normal ratio and maximum 99% confidence ratio for various montba during the past 
year. It will be seen that the active component cumes a r e  genesc.1ly well behaved and 
therefore extrapolation is  a reaaonable process. 
MTBF Ratio 
Minimum 
(99%) 
0.57 
0.60 
0.18 
0. B8 
C, 02 I 0.02 1 0. G 24.6 
Data Through 30 June 1967 
*Note: The ratios fc r  these components is  inconclusive because of induced 
capacitor failures and lack of resistor failures. 
-
Expected 
1. 83 
2.47 
0.44 
4.12 
Maximum 
(99%) 
8.78 
14.0 
1 - 0 5  
62.0 
00 
( a . )  IC1e 
ASSURANCE LIMIT 
Figure P, - Dormant/Normal Ratio Growth Curves (Sheet 1 of 5) 
99% ASSURANCE LIMIT 
(b. ) TRANSISTORS 
Figure 5. - Dormant/Normal Ratio Growth Curve6 (Sheet 2 of 5) 
ASSURANCE LIMIT 
(c.) HODE8 
OBSERVED RATIO 
Figure 5. - Dorm.ant/Normal Ratlo Growth Curve6 (Sheet 3 9f 5) 

(e .  ) RESISTORS 
@ 0 
- - , - 99% ASSURANCE LIMIT 
/ 
2 0 1 / 0 0  0 / / / 
13 
Figure 5. - Dormant/Normal Ratio Growth Curves (Sheet 5 of 5) 
THEORETICAL CONS I DERATIONS OF MOS RELIABILITY 
Part  of this study was devoted to the development of a modeling technique whereby 
an estimate of MOS device failure rates could be made from known bipolar device 
failure rates. This technique was predicated uwn  process similarities producing 
equivalent failure mechanisms and, a s  such, left certain MOS-unique processes 
unaccounted. The purpose of this task is to ascertain, from a theoretical basis, the 
reliability aspects of these MOS-unique processes. The entire program has been 
directed towards the determination of the reliability improvement potential of placing 
the electronic equipment of a long-term, deempace mission into some specific power 
mode when its operating capability is not needed. 
Implications of Normal vs. Dormant Power 
The ultimate objective of this study is the delineation of reliability-eiilianclng 
operational modes which might be utilized whenever a system or  subsystem ~apabili ty 
is not required. This condition will occur, for '?stance, during an appreciable nortion 
of an unmanned, deep-lspace probe; also, the rtliability of spare modules carried on a 
manned, long-term mission will benefit from this determination. 
The several possible modes are: (1) maintain normal operating mode; (2) remove 
dynamic operation but retain static bias; (3) maintain dynamic operation but reduce 
static bias; (4) remove completelj the power supply voltages. In view of the importance 
of computing circuitry, which generally requires a minimum bias level, the third con- 
dition will not be considered. The first condition will be referred to a s  normal power; 
the second, static power; the fourth, dormant power. The magnitude of the voltage 
sources is indeterminate, in each case. Under normal power, it may range to an 
arbitrarily small value, while dormant power is considered to be a special case of 
static power wherein all voltage supplies a r e  adjusted to exactly zero volts. 
These modes can be translated to fundamental quantities in terms of the device 
physics. That is ,  a given mode implies a certain distribution of electric field within 
the device, because of which certain currents flow, hence power is dissipated. These 
quantities may be time and circuit dependent. As before, our primary interest lies 
with logic circuitry; therefore, we neglect the effects on the device of self-heating. 
That this is valid may be demonstrated by the following reasoning. Logic circuitry is 
essentially an on-off operation; device dissipation in either state is low, provided that 
substantial, unwanted currents a r e  not present. The power dissipated during the 
transition from state to state could be considerable, except that, the case of MOS 
devices, impedance levels a r e  quite high. The local temperature effects present at  
major junctions will have been accounted in the bipolar processes correlation model. 
ImpP,cations oi" Operating Frequency 
The effects on the device of operating frequency and duty cycle a r e  two-fold. The 
first ,  power dissipation, has been discussed. The second is reducible to a consider- 
ation of the duration of a particular electric field distribution within the device. There- 
iore, this latter effect is considered to be a spec 31 case of the static and dormant power 
conditions. 
Implications of Operating Temperature Environment 
Temperature environment affects the devices in two ways. First  is the variation 
of electrical characteristics with temperature. This is strongly influenced by the spe- 
cific circuit configuration and rightfully belongs in the domain of the design engineer. 
The second is the affect of temperature on failure and degradatian mechanisms. Some 
of these a re  unique to the MOS configuration and will be considered in subsequent sec- 
tions of this report; some have been accounted in the process correlation model and 
will be considered only to the extent that some interaction exists with MOS-unique 
mechanisms. 
The expected environment during a deepspace mission is a variable; therefore, 
some arbitrary limitations have been selected, viz. functional operation will be limited 
to ambient temperatures from 0°C to 100°C. (The ambient inferred is that of the device 
proper.) The non-operating temperatures still a re  limited by the materials used to 
fabricate the components. However, because reversible mechanisms a re  common in 
today's MOS technology, consideration will be given to specific non-operating tempera- 
ture conditions wherever appropriate. Some additional reliability improvement might 
accrue during a manned flight wherein specific conditioning operations could be 
performed. 
Failure Mechanisms In Oxide-Passivated, Planar Diffused 
Silicon Monolithic Circuits 
A qualitative discussion of failure mechanisms is a prerequisite to identifying those 
that are  either, (1) MOS-unique or, (2) produce effects in MOS devices which a re  sig- 
nificantly different than in bipolar devices. Reference will be made to Figure 6 which 
shows a section drawing of a typical triple diffused integrated circuit and a p-channel 
MOS circuit. (These drawings a re  purposely idealized and dimensionally exaggerated,) 
The functional equivalent of an active and passive component is shown for each 
configuration. 
The MOS circuit has been specialized, somewhat, by the connection of the active 
load in the manner which is typical; that is, the MOS FET drain and share a 
common diffused island. An interconnect, running perpendicular to the plane sf the 
section, has been included for completeness. 
Chemical Reactions. - Chemical oxidation, corrosion and anodic oxidation a re  
included in this category. Reduction is generally not a problem. These processes a re  
associated with the metallization over-the paisivating layer and, since the 
materials and reagents used are  similar, the physical effects will ultimately be the 
same in both configurations. However, galvanic corrosion can be expected to proceed 
at  a slower rate in MOS circuits due to tF.e generally lower current levels encountered. 
Crystal Defects. - Frenkel, Schotky and impurity defects, dislocations, twin 
boundaries rmd stacking faults a re  included in this category. The emphasis on reducing; 
these defects to increase component reliability has undergone a complete cycle. 1nitiaaY, 
i t  was thought that defect-free starting material was  a prerequisite to  successful fabri- 
cation of relittble devices. Later, it was determined that defect reduction below a 
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certain level did not materially improve the resultant device. During the process 
steps, notably high concentration diffusions, an even larger number of defects were 
introduced. 
Defects in the starting material a re  now maintained below some arbitrary level 
primarily to reduce the incidence of spurious and enhanced diffusion in the bulk material 
which lowers fabrication yield. It has been known for some time that these defects tend 
to be nucleation sites and that surface oxidation, epitaxial deposition and diffusions 
encourage defect propagation inside the crystal and into the surface oxide or epi-layer. 
However, the correlation of these phenomena with long-term de~radation processes has 
not been extensive. 
Diffusion-induced defects should be greatly diminished in the MOS structure (Fig- 
ure 6) since there is no need for multiple diffusions. This also removes the requirement 
for multiple compensatory doping used in fabricating bipolar IC 's . Hence, the absolute 
impurity density may be much less in MOS. Neglecting other factors of design, a purer 
starting material would lead to greater reliability improvement in MOS than in bipolar 
devices. An extension of this reasoning must be deferred due to the constraints of the 
process correlation model which is based upon bipolar devices fabricated, typically, 9n 
c111> oriented slices, when evidence (Ref. 1) exists which indicates that a significant 
reduction of interface disorder is achieved with MOS devices fabricated 03 < 100 > 
oriented slices. 
Surface Mechanisms. - Induced charge layers, undesired diffusion from the passi- 
vating oxide, metal and metal defect migration, structural defects and their propagation 
within the oxide, and electrical insulation defects a re  included in this category. During 
the past few years the greatest emphasis, by far, has been placed upon study and experi- 
ment involving the gate region of MOS structures. In the field of bipolar structures, 
renewed effort has been directed towards improven~ent of the electrical insulation prop- 
erties of oxides, a s  well as  the development of field control techniques. Thus, with the 
maturity of fabrication techniques, the never-ending quest for product improvement has 
broadened the common ground between the bulk and surface-effect technologies. 
Oxide and Interface Charge. - With reference to Figurs 6, it may be seen that less 
reliability degradation is inherent in the MOS structure due, primarily, to the smaller 
number of required processing steps. For instance, the probability of an oxide defect 
occurrence is onlyone-thirdthat of the bipolar device, for unit oxide area. Metallization 
defects, such as  thinning at oxide steps, will be reduced similarly. Metal and metal 
defect migration will be reduced in MOS circuits both because of the oxide step reduction 
noted, and also due to the lower current levels encountered. The probability of an oxide 
defect occurring under metallization away from active areas (such a s  the interconnect 
shown ill Figure 6 perpendicular to the section place) would hppear to be the same for 
bipolar and MOS circuits using comparable oxide thicknesses. Where metallization 
passes over an active region, termed a crossover, the probabilities of defect occurrence 
would again be equal for comparable oxide thicknesses. However, it should be noted 
that a reduced number of these sites is inherent in MOS circuits where the long resistor 
diffusions a re  not needed. (The exception occurs in X-Y matrix circuits where one 
crossover at  each matrix element is required.) 
Induced charge layers, while identical in origin, affect a MOS circuit quite differ- 
ently and more adversely than a bipolar circuit. Likewise, the treatments in each case, 
while similar, produce decidedly different effects. It has been well established that 
silicon-silicon oxide interface will contain a density of states which a re  always dorAor 
states, althouph the magnitude depends upon the specific fabrication process; therefore, 
the tendency to invert a p-region always exists. This is troublesome in the higher 
resistivity regions and it has become common to diffuse a heavily p-doped barrier 
(channel stopper) to prevent its spread to adjacent regions. (One such channel stopper 
i s  shown in Figure 6 (a). between the bipolar transistor and the adjacent resistor tub. 
Typically, a channel stopper surrounds all active regions in p-substrates, a s  well a s  
the base regions of most NPN transistors.) This technique is useful for p-substrate 
MOS circuits, also, but of course has no applicability to the gate region. The termi- 
nation of an induced-charge layer prevents conduction paths from shorting a useful 
junction, but the layer remains in parallel and i ts  characteristics may determine the 
behavior of the combination rather than the desired bulk properties. A useful remedy 
for bipolar circuits has beon to apply field control measures which take the form of 
metallization areas close to and surrounding a junction edge. Leakage currents and 
breakdown voltages quite close to the theoretical values for the bulk alone, have been 
achieved. 
The true dichotomy in bipolar and MOS devices is therefore apparent. Induced 
charge layers in the MOS configuration cannot be merely subordinated to some other 
property, but rather must be reliably and reproducibly formed during the device 
fabrication. A significant portion of the next section is devoted to the reliability 
aspects of induced charge in a MOS gate region. 
Physics of Storage Modes 
In the preceding sections we have seen that a MOS device can be inherently more 
reliable than a comparable bipolar device and that this is due to the considerable 
reduction in fabrication complexity. Also, it was shown that there existed no funda- 
mentally uniq~le failure mechanisms in a MOS device but, rather, that the effects of 
some mechanisms a re  significantly different and, therefore, that the action taken to 
retard these mechanisms is unique. The purpose a t  hand, then, is to examine these 
mechanisms with respect to the electric fields and currents defined by the three storage 
modes; normal power, bias powi;r and dormant power. 
Chemical Reactions. - The chemical oxidation and/or corrosion rate of metals on 
the passivating surface is temperature dependent. A second order dependency upon 
localized hot spots, caused by a high current density, may exist; therefore, interrupting 
the current flow will retard the degradation. The presence of an electric field will have 
no effect. 
Anodic oxidation and galvanic corrosion require only that the elec1;rochemieal cell 
exist with a closed current path, but the rate can be greatly modified by the potential 
applied on the metals by the bias voltages. The worse case would be 2,- rate increase 
and, since the current path cannot be interrupted, the removal of bias voltages will at 
least ensure not aggravating the problem. 
Migrating voids within the metallization coalesce which ultimately results in an 
open interconnect. The mechanism (Ref. 2) is current density dependent and non- 
reversible, so  that a reduction of the current levels will prolong the time to failure. 
Cr stal Defects. - In the preceding discussion it was stated that the correlation of 
crysta *de ects with device failure has not been extensive. The enhanced diffusion and 
precipitation tendencies were noted, and it was pointed out that defects introduced during 
crystal processing as well a s  the modifying influence on original defects a re  far more 
significant relative to device reliability. These effects a re  predominantly concerned 
with the silicon surface and interface and a re  considered a s  surface mechanisms. 
The severity of a region of enhanced diffusion or of a precipitation center is a 
function of its location relative to junctions in the bulk, and a re  strongly dependent 
upon crystal orientation. Degradation of device characteristics depends heavily upon 
elevated temperatures and, except a s  a high current density were to be incurred, a re  
not advanced by operational mode. 
Surface Mechanisms. - Defects within the surface oxide which affect its electrical 
insulation properties occur only under metallization regions. In the degradation phase, 
the electronic field at the site is highly distorted and usually enhanced, thereby encour- 
agingthernigrationof metal and ionized specie into the defect. This process is field 
(and temperature) sensitive and is  cumulative. During the breakdown phase the mech- 
anism is dependent upon the energy available at the site, resulting in some cases in an 
ohmic connection through the oxide and in other cases in dielectric self-healing. Since 
it is unlikely that sufficient energy will be available at all possible sites, the removal of 
all applied potentials is preferred. 
Surface contamination in the form of mobile 3r ~ t e n t i a l l y  mobile charge is one of 
the more serious degradation mechanisms opzrating in MOS systems. A number of 
reports* have been published, all substantiating the free iodcation model, and the 
reader is referred to these for a detailed analysis. The conditions which cause the 
charge segregation a re  fringing fields of metallization layers and junctions which 
terminate at the silicon-oxide interface, The mechanism is enhanced by the presence 
of moisture or  organic molecules of large dipole moment. 
The net effect of the segregatior, of mobile charge on the oxide surface is to estab- 
lish an electric field which may reach to a neighboring device or  through the oxide into 
the silicon substrate. The former effect introduces a static coupling between elements 
of the circuit; the latter effect can regenerate itself by inducing "mirror" charge at  the 
silicon-oxide interface with the result that an external influence is required to  reduce 
the field. The precise time span involved in theae processes ia a function of the field 
strength, charged specie mobility, oxide thickness, substrate doping level, etc. ; many 
values of ac$umulation/decay times have been reported, ranging from sub-seconds to 
hours. The surface charge mechanisms is primarily one of fabrication control, but it 
is quite conceivable that sufficient moisture, ionizing radiation o r  other contaminates 
could accumulate so that the problem would arise. In that case, only a long duration, 
zero applied voltage condition would permit an equilibrium distribution to be achieved. 
Oxide and Interface Charge. - A considerable body of literature reporting investi- 
gation of oxidezbased MOS instability has appeared during the past several years. In 
most cases the investigations were directed towards a particular type of instability and 
only recently has it been apparent that several mechanisms were operating simultane- 
ously. The complexity of the silicon-oxide system in this respect is inferred in 
*Reference 1 contains a quite complete bibliography through early 1366. 
Fib'ure 3, which shows a charge model developed by Schlegel (Ref. 1). The effects of 
the various charges may be divided into two categories: (1) those which change the device 
characteristics during i ts  lifetime and, (2) those which determine the initial character- 
istics of the device. The latter effect, which is not of concern to this study, generally 
is reflected in a spread. of gate threshold values. 
Those charges which contribute to instability during the lifetime of the device 
include mobile alkali ions, hydrolyzed water (Ref. 4) and trapping states. These charges 
manifest themselves a s  a flat-band voltage shift (parametrically, gate threshold voltage 
charge) fo!lowing exposure to some elevated temperature while an electric field exists 
within the oxide. Subsequent exposur,3 to elevated temperature in the absence of an 
applied potential permits the mobile charges to redistribute, except that charge held at  
a trap site wi l l  empty at a rate also dependent upor, the potential a t  the site. 
The effect of an applied voltage will be opposite that of mobile positive specie for 
donor traps but will be the same for acceptor traps. However, the effect of trapping 
si tes on the silicon is weaker than that of mobile charges. This situation is further 
complicated by the current practice of "stabilizing" the oxide with a phosphosilicate 
glass. This has been shown, variously, to  getter (Ref. 5) the mobile sodium ions, and 
to creat a barrier (Ref. 6) to subsequent ion diffusion. The exact mechanism responsi- 
ble for the stabilization is of some importance due to several second order effects. The 
first effect i s  the tendency for the phosphosilicate phase, itself, to  polarize and con- 
tribute to silicon surface instability (Ref. 7). The second effect i s  dependent !Ipon the 
location of the phosphosilicate phase layer relative to the silicon suriace. Tnat is ,  
ample evidence exists to sohow thaithe   odium tends to accumulate near the silicon 
oxide interface (within 10A - 1000A) but that a considerable percentage is not ionized. 
Finally, the diffusion of phosphorous to the interface introduces the possibility of 
additional surface potential charge. 
It now appears that, with so many variables unspecified, the only plausiole storage 
mode which will not adversely affect the oxide and interface charge is one of zero 
applied potential. Since elevated temperature encourages redistribution of charge to 
the original equilibriam condition, this particular degradation is reversible. 
Optimum Storage Mode Determination 
The storage modes suggested in the preceding section a re  itemized a s  follows: 
Chemical oxidation/corrosion - dormanc (*static) 
Anodic oxidation - dormant 
Metal void migration - dormant (*static) 
Crystal defects - dormant 
Oxide defects - dormant 
Surface contamination - dormant 
Oxide and interface charge - dormant 
The two static power entries, shown in parenthesis with an asterisk, a r e  suitable only 
with time-volatiie circuitry. Neglecting this case, complete removal of all power 
input to the circuitry'is clearly favored. Other combinations of input power and fre- 
quency do not effect an appreciable reliability enhancement beyond that ?ttributable to a 
reduction of power dissipation. 
RELIAB ILlTY TRANSFER MODEL 
Model Concept 
The methodology used for the reliability transfer model i s  similar to that used 
during the transistor to integratcd circuit transition of Minuteman I to Milidternan 11. 
Through correlation and similarity of manufacturing processes of bipolar and MOS 
technologies and failure rate by failure ]node data on bipolar integrated circuits (full 
power condition), the reliability transfer model concept was formulated. 
A detailed analysis of bipolar and MOS IC fabrication shows the following relation- 
ships to exist. 
1. Both IC t-ypes a r e  formed on silicon chips. 
2. Aluminum is used a s  the nletallization layer for interconnections for both 
device types. 
3. The masking, etching and diffusion processes a r e  common to both bipolar and 
MOS device technologies except for the number of tinlee any one of these pro- 
cesses is performed in the fabrication of a single device. 
4. Silicon dioxide (Si@) is used for the insulation layer in both technologies. 
5 .  Lead attachment by thermocompression o r  ultrasonic bonding is common to 
both device types. 
The main differences between bipoiar and MOS device fabrication are in the number of 
times a given procesc is performed (such a s  diffusion), and the area  of the chip affected 
by a gi.ven process (such a s  area under metallization). 
Due to the commonality between the two technologies the known integrated circuit 
failure modes shown in Table \ I 1  .dso apply to MOS devices. 
The units shown for failure modes 1 - 5 have been normalized to either a function of 
area involved, the number of bonds, o r  the number of times a process is performed. 
The remaining failure modes 6 through 9 a r e  substantially less dependent on the size o r  
complexity of the circuit. 
The following inforr~~ation is needed about any given M a  device so that the transfer 
model described above can be utilized. 
1. A list of the fabrication processes used showing number of times each step is 
performed. 
2. Alumii.rurn interconnect area .  
3. Nunlber of bonds. 
4. Number of active elements per device. 
TABLE VII 
FAILURE MODES COMMON TO BIPOLAR AND MOS 
Analogous Failure Modes 
1. Oxide layer 
2. Lead bond 
3. Metallization 
4. Internal lead discrepancy 
5. Faulty diffusion 
6. Foreign material 
7. Die - header bonding 
8. Surface defect 
9. Crystal imperfections 
Failure Rate Unitrr 
qb/1000 hr/1000sq. mils of device area 
%/1000 hr/per bond 
% '1000 hr/1000 sq. mils under metallization 
%/I600 hr/bond 
%/100(! hr/diffusion 
%/1000 hr  
%/1000 h r  
%/lo00 h r  
%/lo00 h r  
A series relationship between failure modes nas~used  which allows failure rates to be 
added. 
Bipolar 1C Fabrication Data 
Figure 7 is an outline of a typical bipolar integrated circuit process flow chart. The 
base material of a bipolar integrated circuit i s  a silicon chip ranrrina in size from 
2000 sq mila (803 gate) to 7000 eq. mils (901 flip-flop). Resistors are formed by linear 
diffu.sions within the silicon chip with resistor line width ranging from 0.5 to 1.5 mils; 
resistive diffusion ranges between 100 and 500 ohms per square. Capacitors for the 
Minuteman I1 bipolar monolithic ICfs a r e  primarily junction type with capacitance per 
unit approximately 0.1 pf/mil2. Transistor size lies between 65 a d  100 sq. mils, and 
diode rrize ranges from 35 to 50sq. mils(excluding isolation diffusion). Emitter current 
density appears to range between 0.1 and 0.5 ma per sq. mil. Table VlII is a process 
breakout of a general e lemed diffusion prowee used in IC fabrication. Shcwn in this 
chart are the steps involved in the diffusion proces:, critical results of each process 
step, and device properties affected by, the proceas. Table M irr a procssa breakout 
chart of a double diffused, single e p i t m  IC fabrication probees. Table X i s  a glossary 
of terrn~ and symbols used to  denote the element parameter of an integrated circuit. 
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TABLE X 
GLOSSARY OF TERMS AND SYMBOLS 
' Leakage Current 
Breakdown Voltage 
Leakage Current 
h i tching Times 
Breakdown Voltage 
Breakdown Voltage 
Breakdown Voltage 
Breakdown Voltage 
Leakage Current 
Breakdown Voltage 
Leakage Current 
Tramconductance 
Forward current gab 
Resistance 
Emltter to collector (collector 
grounded) with the base open 
Collector to isolation region, with 
the other terminals open 
Collector to isolation region, with 
the other terminals open 
(Includes delay, rise storage and 
fall times) 
Any single transistor terminal 
(collector, base o r  emitter) to the 
isolation region, with the remaining 
terminals open (e. g., BVCIO, 
B V ~ ~ ~  B V ~ ~ ~ '  
Any single transistor terminal to 
the substrate, with remaining 
terminals open 
Between any 2 transistsr terminals 
with the remaining terminals open 
(e.g., BVCBd BV \ CEO 
From the collector of ariy transistor 
to the collector of any other tran- 
sistor (usually adjacent) with the 
remaining terminals of the two 
devices open 
Same a s  BV CCO 
Of the isolation region; used synony- 
mously with BV CIO 
Of the isolation region; used synony- 
mously with ICIo 
MOS IC Fabrication Data 
Figure 8 i s  an outline of a typical MOS integrated circuit process flow chart.  
A typical digital MOS Array is a single p-type in an n-type substrate with a minimum 
active gate a r e a  f o r  a single device of 0.4 mils  sq. P-regions in a MOS Array a r e  on 
approximately 1 mil centers.  Adjacent devices on the same  =-regions have been spaced 
a s  closely a s  1. 2 mils, but 3 mils  i s  more typical. Metal intercot.aect line spacing i s  
approximately 1 mil. Resistive clemente a r e  formed in the same manner a s  the MOS 
t rans is tors  and diodes, with the gm made lower by a f a c t o ~  of 10 and with the gate tied 
t o  the drain. Capacitors are fabricated with a thin (1000 A) silicon dioxide dielectr ic  
sandwiched between the silicon substrate and a layer  of aluminum. The average surface 
a r e a  pe r  device ranges from 15 t o  60 sq mi ls  pe r  MOS device, including all vacant a r e a  
between devices. The power dissipation per  device (excluding output) is typically about 
4 microwatts. A typical MOS device uses  38 fabrication processes, 5 masks, and 1 dif- 
fusion in its construction; whereas an average IC requires 130 fabrication steps, 6 masks, 
and 4 diffusioas. The MOS device described above using 38 processes will functionally 
replace 10C of the 130 process s tep integrated circuits. 
Table XI shows the geometry of several  different MOS-FET1s useJ in MOS arrays .  
The various gate metal overlap corfigurations shown in Table XI fo r  FET's have different 
yields, threshold voltages, and gm (transconductance). 
TABLE XI 
MOS-FET GEOMETRY 
*A11 dimensions in mils. 
**1 x 2 indicates the active gate area i s  0.4 mil wide by 0.8 mil 
I FET 
Number 
1 
2 
3 
4 
5 
6 
7 
Type** 
1 x 1  
1 x 1  
1 x 1  
1 x 1  
1 x 1  
1 x 1  
1 x 1  
Gate Metal 
~ ~ 1 1  
0.2 
0.15 
0.15 
0.2 
0.1 
0.1 
0.2 
0.2 
0.2 
Overlap* 
"Ytl 
0.15 
0.15 
0.2 
0.1 
0.1 
0.2 
0.2 
0.2 
0.2 
Gate Metal Over 
P Region of 
Total Gate Metal 
0.8 x0 .7  2 (0.4 x 0.15) 
0.2 
0.7 x0.7 
0.7 x0.8 
0.8 x 0.6 
0.6 x0.6 
0.6 x 0.8 
0.8 x0.8 
0.8 x 1.2 
1.2 x 1.2 9 
2 (0.4 x 0.15) 
2 (0.4 x 0.2) 
2 (0.4 x 0.1) 
2 (0.4 x 0.1) 
2 (0.4 x 0.2) 
2 (0.4 x 0.2) 
2 (0.4 x 0.2) 
2 (0.8 x 0.2) 
10 0.2 I 0.8 x 1.6 1 x 3  2 (0.4 x 0.2) 
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Comparison of Bipolar and MOS IC's 
Both bipolar and MOS device types are formed on silicon chips and both ernploy 
aluminum as the metallization layer  for  interconnections. Silicon dioxide (Si02) is used 
f o r  the insulation layers  in both tcchnologies. A general compariuon of the masking, 
etching, and diffusian processes used for  both device types shows that they a r e  common 
to  both technologies. Leads a r e  attached to the chi; by thermocompression o r  ultrasonic 
bonding in both integrated circuit and 'dOS device fabrication. Gold wires  wela  used 
between the case  and substrate in early Minuteman IC's and a r e  sometimes used in 
present-day MOS arrays .  This leads t o  an intermetallic problem of oxide formation, 
causing the bonds t o  become brittle. This  is a known failure mode of IC's and in l a t e r  
Minuteman IC's has been changed to monometallic bonding (gold-to-gold o r  aluminum-to- 
aluminum) to  e l i m i ~ a t e  this problem. Package sealin, processes a r e  basically the same  
fo r  both technologies except for  the size and number of external leads. For  integrsted 
circuits 12-16 external leads a r e  typical, where a MOS device will have up to 40. 
Epitaxial growth is a unique process used onlj  in the fabrication of some bipolar IC's 
and is not used a t  all in the fabrication of MOS devices. Present  Autonetics data indicate 
that the oxide pinhole defects a t  the gates of MOS devices a r e  very critical.  Voltage 
instability and radiation a r e  two failure modes that require special consideration in MOS 
devices and cannot be determined from IC data. 
Table XI1 lists some quantitative comparisons between bipolar IC and complex MOS 
circuit technologies with complexity factors  assigned. 
Bipolar IC Failure Rate by Failure Mode 
The failure frequency and the failure r a t e s  shown in this section a r e  bzsed on 
Minuteman I1 IC achieved data. There have been 1481 reported fai lures on Minuteman 11 
integrated circuits made by manufacturer A for  which 1,290, GOO, 000 operational device 
hours have been recorded as of 1 April 1967. 
The failure mode failure r a t e s  shown in  Table XIII are based on field operational 
hours and include all failed integrated circuits,  both in-house and field. This yields a 
,nuch higher integrated circuit failure ra te  than using only assessed primary field fail- 
u r e s  such a s  in Tables 111, IV, V, and VI. The total population of failures was used for  
the following reasons: Minuteman 11 in-house screen tes ts  include (a) before build up, 
(b) during build up, (c) module functional test, and (d) system burn-in test. These 
screen tes ts  find an extremely large number of failed parts. To calculatc failure r a t e s  
for  individual failure modes these fai lures have to be included t o  determine the true 
failure mode frequency distribution. 
All MOS device failure ra tes  predicted in this section a r c  applicable only i n  a benign 
environment (25°C and 50 percent of rated electrical stress).  This condition exists  
because the Minuteman 11 data used to calculate the MOS device failure r a t e s  a r e  based 
on a benign environment. 
TABLE XI1 
BIPOLAR VS. MOS IC CHARP.CTERISTICS 
Oxide thickness under 
metallizatior, 
Oxide thickness at  gate 
Fiel~l intensity across oxide 
under nletallization 
?!;id intensity across oxide a t  
gate 
I Number of epi taxia: layers I Number of diffusions 
I Numher of oxide growth 
Number of masking/etching 
operations 
I Number of iletallization 
deposit ions 
Metallization thickness 
(approximate) 
i Minimum number of steps in metallizatioo layer - collector/ drain lead 
Minimum number of steps in 
metallization layer - bsse/ 
gate lead 
Minimum number of steps in 
metallization layer - emitter/ 
source lead 
Effective chip area per diode/ 
tramistor (excluding isolation) 
Two failure modes, radiation and gate oxide pin holes, were investigated since 
there is little or  no correlation that can be drawn from bipolar IC data concerning these 
two failure modes. Radiation on MOS devices affects the bulk conductivity of the devices 
and especially the surface-state density. Present day devices fail due to surface effects 
long before the bu:k conductivity is greatly affected. A data search was conducted to 
determine if information existed so that radiation effects on MOS devices could be trans- 
lated into failure terms. No failwe rate for MOS device radiation susceptibility could be 
determined. Actually, radiation is an environmental problem which accelerates existing 
failure mcdes rather than creating new failure modes. 
Table XI11 shows the 14 major failure modes of integrated circuits and their fre- 
quency of occurrence based on Minuteman II achieved data. An apportioned failure fre- 
quency for each failure mode is also shown. The last column gives the failure rate in 
percent per 1000 hours of each failure mode that i s  applicable to MOS technology. 
Failure mode No. 12 (Undetermined) represents failed parts where the failure mode has 
not been determined and are therefore potential failures that will fall in the other 13 cate- 
garies. These failures were apportioned in the same frequency over the other 13 failure 
modes. The failures shown in No. 10 (External Features) and No. 14 (Retest Bad) were 
also apportioqed orer the other 11 failure modes in the original frequency hecause they 
were determined to be failures that should fall within the remaining 11 failure modes. 
Failure Modes Nos. 11 (Electrical Overstress) and 13 (Retest Good) r c p r e s ~ ~ t  parts 
removed and not actual failures, and for t h i ~  reason they will be omitted from these 
calculations. The remaining nine failure modes were determined to be applicable to 
MOS devices. 
The failure rates shown above were calculated in the following manner. 
1 OperatingHours = M T B F ;  = 
Number of Failures MTBF Failure Rate. 
Example: 
0.000000132 .'. 0.0132 %/1000 hours 
Based on the following information and data the failure rates in  Table XIV were 
c~mputed. The failure rates ~howr, in  this table take into acc~unt he relation~hip 
between failure m es  and manufacturing processeti. The failure rates shown for oxide 
and metallization a e in percent per 1000 b u r s  per 1000 sq. mils of area under metalli- 
zation because thes failure modes have been determined to be proportional to this area 1 andnot caused by t e manufacturing process. An area undzr metallization of 2000 Bq. 
mils was used for the Minuteman I1 IC1s for these calculatiolls. An average of 12 bonds 
both internal md external (leads) was aflsumed for the relationship of faiiure rate per 
bond. The failure rate for the failure mode associated with the diffusion pro .ess was 
divii?ed by four t- obtain a cailure rato per diffuoion. A four-step diffusion process 
is typical for the Minuteman I1 IC's. The remahiing failure mode failure rates were 
determined to be directly related to MOS devices. 
TABLE MI1 
F/R %/I000 Hours 
0. 0132 
IC FAILURE RATE CHART 
-* 
Apportioned 
Fai.lure 
Frequency 
180 
Failure Mode 
1. Oxidcs 
Failure 
Frequency 
5 2 
2. Lead Bond 
3. Metallization 
4. Internal Lead Discrepancy 
5. Faulty Diffusions 
6. Foreign Materials 
7 .  Die-iIeader BonCIng 
8. Surface Defects 
9. Crystal Imperfections 
10. External Features 
11. Electrical Overstress 
12. Undetermined 
13. Retest Good 
14. Retest Bad 
Total 
8 I 
19 
10 
7 
5 
24 
1 
6 
529 
111 
131 
359 
239 
1481 
3 2 
6 5 
34 
25 
14 
84 
5 
I 19 
390 
633 
1481 
FAILURE RATE BY FAILURE MODE 
Failure Mode I Failure Rate I 
1. Oxide Layer 
2. Lead Bond 
3. Metallization 
4. Internal b a d  Discrepancy 
5. Faulty Dfffus:m 
6. Foreig? Material 
7. Die-Header Bonding 
8. Surface Defect 
9. Crystal Imperfections 
0.0066 %/I000 hr/1000 sq. mils 
0.0002 %/1000 hr/bond 
0.0023 %/I000 hr/1000 sq. mils 
0.0002 %/I000 hr/bond 
0. GO05 %/1000 hr/diffusion 
0.0010 %/I000 h r  
0.0065 %/lo00 hr  
0.00004 %/I000 hr  
0.0014 %/1000 h r  
Example of Failure Rate Calculation. 
O* 
= 0,0066 %/I000 hr/1000 sq. mils 2 
Application of the Transfer Model 
Shown below are predictions for 3 different MOS devices using the failure rates per 
failure mode derived f r ~ m  the Minuteman I1 integrated circuit data. These devices 
range considerably in size, functional capabilities and complexity. Device number 1 has 
an aluminum interconnect area  of 2,500 sq mils a s  compared to 11,000 sq. mils for  
device number 3. Device No. 1 is a register and device No. 3 is a logic circuit. 
Table XV shows predicted failure rates for  the full power and dormant condition8 for 
present day MOS technology. 
Achieved MOS Reliability Data 
To improve the data concerning the statistical failure rate, an investigation was 
made of in-house eyr:tems utilizing complex MOS devicee and failure ra te  data on the 
AIMP (Anchored Interplanetary Monitoring Platform) satellite program. It was found 
t k t  one system which is turned on for one work shift (approximately 25 percent duty 
cycle) has accumulated 44,000 device hours while operating or 175,000 total device 
hours operating and non-operating without a single device failure (2.3 percent 1,000 hr  
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and 0.57 percent/l, 000 h r  respectively). In a second system which is  used sporadically 
for demonstrations (essentially dormant), it  was found that 500,000 device hours have 
been accumulated with only one failure (0.2 percent/1000 hr). This failure was caused 
by wire bond lifting from a bonding pad which i s  not a failure unique to MOS technology. 
Both systems use 100-bit shift registers which contain approximately 630 FETs. It 
should be pointed out that not enough device hours have been accumulated to date on these 
systems to draw very spe5ific conclusions. The Anchored Interplanetary Monitoring 
Platform (AIMP-D) satellite was launched July 1, 1966, at Goddard Space Flight Center, 
Greenbelt, Maryland. This satellite includes an encoder module which contains 748 MOS 
FET circuits in TO-5 cayls. There a r e  an average of 6 MOS FET elements in each can. 
A total of 16.7 million can-hours of test time had occurred by April 20, 1966. After one 
year'in orbit, there have deen no apparent MOS failurss. 
FUTURE MOS RELIABI LlTY EXTRAPOLATIONS 
Figure 9 is the expected reliability improvemellt of MOS devices through technology 
advancement projected over the next five years. This projected growth will be realized 
only if the following contingencies a r e  mei: 
1. Fairly wide military application and use 
2. A good comprehensive failure prevention program 
3. Implementation of corrective action to eliminate identifiable failure modes. 
The curve shown in Figure 9 is based on the reliability improvement that has been 
realized on integrated circuits over the last five years. In 1952 i a g r a t e d  circuits had 
a failure rate of 0 .4  percent per 1000 hours and in 1967 Minuteman I1 achieved data 
shows 0.003 percent per 1000 hours. Reliability improvement for a given device is 
strictly a function of application, use, and cost. This curve represents the improvement 
expected on a 40-lead, 400 to 800 active element MOS device. Simpler MOS devices 
should obtain a goal failure rhte of approximately 0.0005 percent per 1000 hours during 
the same time span, but the contingencies of application, use, and cost a r e  still the con- 
trolling factors. 
Transistors were developed about 1950, but it was ten years before they reached 
industry-wide use (military and commercial). Integrated cirduits were first introduced 
about 1962 and by 1965 were in very wide application by industry. 
At the present time, based on past transistor and integrated circuit data, it would 
be unrealistic to show MOS device failure rates extrapolated beyond the 1972 time 
frame. Due to the reduction in time that it took integrated circuits to reach and sur- 
pass transistor reliability failure rate levels it is felt that MOS devices will achieve 
their major failure rate growth by the 1972 time frame. 
Based on Minuteman achieved reliability improvements, the reliability of MOS 
devices has been extrapolated five years into the future as  shown above. The growth 
curve shows an improvement factor of 500. Applying this to the prediction shown in 
Table XV, Table XVI was developed. 
TABLE XVI 
FUTURE MOS RELIABILITY PREDICTIONS 
Device 
1 
2 
3 
Normal 
(%/1000 hr) 
0.00007 
0.00021 
0.00025 
Dormant 
(%/lo00 hr) 
0.00004 
0.00011 
0.00013 


Power Condition of Spare Modules in Space Flight 
In this analysis there a r e  three different types of modules under consideration; 
those containing: (1) discrete parts, (2) bipolar ICts and (3) complex MOS ICfs. 
Dormancy i s  the main condition that must be analyzed when considering the power con- 
dition of spare modules. 
Table XVII shows a list of parts for mechanizing bipolar and MOS IC computers 
functionally equivalent to MARTIAN, an Autotetics discrete c:)mponent computer. Data 
from a previoua study was used for the b i r d a r  equivalent, and the MOS equivalent was 
derived using one MOS IC for 15 bipolar ICfs. The failure rates used a r e  based on 
present day achieved data except for MOS devices which have been extrapolated into the 
future so  that all failure rates would indicate the same stage of technology development. 
The dormant failure rates were computed using the Dormant/Normal improvement ratios 
shown in Table VI except for capacitors and resistors. For these componente the data 
i s  inconclusive due to design beyoncl limits for capacitors and lack of failures for resis- 
tors. A unity ratio was used for these parts. 
The data in Table XVIII sh~*.vs two things. First,  the decrease in parts count and 
increase in reliability (summarized in Table IWII), and second the effects of dormancy 
of functionally equivalent computers made from the three device types under consideration. 
Table X M  shows the Dormant/Normal mode MTBF improvement ratio for  functionally 
equivalent computers built with discretes, bipolar IC1s and MOS ICts. 
It can be seen from the above analysis that the dormant/normal mode improvement 
ratio becomes less a s  the transition between discrete parts, bipolar ICfs and MOS ICfs 
takes place. This i s  caused by the reduction in those failure rates that the dormancy 
factors a r e  operating on. It can be seen from Table XVIIthat the failure rate contribution 
of the miscellaneous parts (mechanical and electro-mechanical) such. a s  transformers, 
connectors, switches, etc. becomes increasingly more important a s  the transition from 
discrete parts to bipolar IC1s to MOS ICfs takes place. The percentage of total failure 
rate contributions for the three technologies a r e  13 percent, 44 percent, and 65 percent, 
respectively. These percentages indicate that through the development and implemen- 
tation of new device technologies the basic electronic failure rate contribution to a system 
becomes relatively small and that mechanical and electromechanical device failure rate 
contribution becomes increasingly more important. 
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TABLE XVIII 
L" 
* .  
- 
:OMPUTER REL,~IBILI':$ IMPROVEMENT WITH TECHNOLOGY CHANGE 
?P!T+ 
- 
I 
TABLE X M  
Transition '2-  
Power Mode 
Decrease in parts 
factor 
Increase in reliability ," 
iactor 
COMPUTER SYSTEM CORMANT/NORMAL MODE IMPROVEMENT RATIO 
* 
z ~ i s c r e t e  &, to  Bipolar IC Bipolar IC to MOS IC 
"II 
*:.~ormal 
iL*. 
ill' 4 328, 428 
2 7.55 
*I. ' 
A' 
4,053 
4.80 
Device Type 
Dormant/Normal 
Improvement Ratio 
Normal 
2,080 
1.88 
2,623 
1.48 
Dormant 
28,428 
7.55 
4,633 
3.01 
Bipolar IC 
1.36 
Discrete 
2.16 
Dormant 
2, 080 
1 .88  
2,422 
1.35 
1 
MOS IC 
1.21 
CONCLUS l ONS 
1. The Minuteman data substantiates an improvement in reliability for the dormant 
mode over the operaking m&e. The data does not substantiate a s  high an implWove- 
ment a s  was axiticipatecl. The dormant/normal improvcment ratios a r e  shown in 
Table VI for components and Table XIX for a computer system. The curves in 
Figure 5 indicate that the dorn;ant/normal improvement ratio i s  increasing for the 
Minuteman system a s  morn data is accumu!ated. 
2. The achieved data on MOS devices is a s  yet insufficient to demonstrate or  con- 
tradict the predicted reliability of MOS devices. 
3. The data in Table XVII indicates that the reliability of a MOS computer will be 
greater than the reliability of an equivalent bipolar IC computer, 
4.  In a large, high reliability system such a s  Minuteman the assessed pi-irnary field 
failures a r e  sufficient to indicate the principal failure modes, but insufficient to 
gather statistics on second order failure modes. If this were not true, the 
principal failures would be so  great in number a s  to  preclude a high reliability 
system. The principal failures, however, a r e  the ones that must be corrected 
for reliability enhancement. 
5. Of the IC failures on parts passing post burn-in testing, only 3% were assessed as  
the primary cause of field failure. The rest were induced field failures or  fail- 
ures  detected by screening and testing. This points out the value of screening and 
testing parts, modules and systems prior to operational readiness for enhanced 
system reliability. 
6. As MOS reliability approaches the extrapolated failure rates of approximately 
0.0001~/1000 hours in the future, it will become exceedingly difficult to measure 
the reliability. To accumulate 10 failures with this failure rate it would require 
one million components tested for a oneyear period, which would be very expensive. 
7. The theoretical analysis of MOS failure mechanisms indicates that the dormant 
mode has an increased reliability over the normal mode of operation. The two 
principal causes of MOS-unique failures relate to absolute high temperatures 
and temperature cycling. High temperature increases the mobility of contaminate 
charges. Thermal cycling induces mechanical defect sites due to differences in 
expansion inefficients which cause failures when electric fields a r e  applied. 
APPENDIX 
Often we are interested in the confidence that we can mair1t:lin in asserting that the 
mean life, or mean time between failures, (denoted by 8)cf a component whose t.i,ne 
to failure follows the exponential density 
is greater than,,,less than, or within plus or minus a stat& &cent of an observed mean 
life (denoted by 8). This section explains how confidence statements can be obtained 
from curves plotted by means of a chi-squared variable, according to the relation 
-I 
2T This relation follows from the fact that variable x2(2r) =  is a chi-squared variable 
with 2r degrees of freedom; I. e. ,  ,a% 
L 
r 
We should note that, as r becomes greater, our confidence ncreases in asserting b that the MTBF is within a stated percent of our observed value, . For example, with 
20 failures we are only 34-percent (71-37) confident in asserting that the true mean time 
between failures lies within *lo-percent of the observed MTBF, while with 100 failures 
we are 67-percent (86-19) confident in the same assertion. For a sufficiently large 
number of failures, the results of the procedure for a fixed time test differ insignifi- 
cantly from the results of a fixed failure test. 
Consider, as an example, a normal population with unknown mean p and known 
standard deviation 3. Suppose a sample of four observations (1.3, 2.6, 0.5, 3.2) was 
obtained. The maximum-likelihood estimator 6 of the mean p is 
We wish to obtain a confidence interval [ Z  + C, K - C] which i s  rrrther certain to contain 
p, the true parameter. Suppose, in fact, that we wish to be 95 parcent certain that our 
interval will contain p. 
Now, the statistic 
is normally distributed with zero mean and unit variance. Thus, the density function of 
z i s  given by 
and the cumulative function, by 
Then the probability that z will fall between two mbitrary numbers l1 and l2 is  
If we wish to determine l1 and 12 such that P(11< z < 12) = 0.95, then we find 
from the cumulative normal table 12 such that F(12) = 0.975, and l1 such that F(l l )  = 
0.025. This endeavor yields l1 = -1.96 and 12 = 1.96. Thus 
since u = 3, and 
using the sample data. Thus, we have a 95 percent confidence interval for p. 
It must be mentioned that (9) is not a true probabtlity statement; that is, )I is not a 
random variable that has a 0; 95 probability of falling between the two limits, a s  (9) 
would indicate. Mean p is a fixed parameter which Goes ,lot vary. The only true proba- 
bility statements in this situation are 
P(-1.04 C p < 4.84) = 1 
depending upon whether p does o r  does not lie between ths  two limits. However, (9) 
does have a meaning. Equation (8) states that the. probability that the random interval 
contains p is 0 95; that is, if samples were repeatedly drawn, and the ratldom interval 
computed for  each sample, then these intervals would be expected to contain p 95 per- 
cent of the time. Thus, for  any specific interval, such as [-I. 04, 4.841 , we can say 
that that interval is a 95 percent confidence interval, o r  that we a r e  95 percent confi- 
dent that that i n t e ~ r a l  includes the t rue  11. Our measure of confidenc.6 i s  95 percent 
since, prior  t o  the drawing of a sample, the probability was 0.95 t k t  the interval which 
we would obtain would include p . 
The measure of confidence may be called "confidence level, " "confidence coeffi- 
cient, " o r  "fiducial probability. "Fiducial probability" is denoted by PF. Thus (9) can 
be written 
to  distinguish it from a true probability staten ,lit. The t e r m  "fiducialfl simply means 
that the probability was 0.95 before the sample was drawn that the interval that would be 
obtained would contain p . 
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